

100




FIG. 1

2/19




FIG. 2

+

3/19




FIG. 3

4/19  
400




FIG. 4A

450




FIG. 4B

+

6/19

← 500




FIG. 5

+

600




FIG. 6A

650




FIG. 6B

9/19

700




FIG. 7

+

10/19




FIG. 8

+

11/19

900

910

{

d/c transfer 3	d/c transfer 2	d/c transfer 1	d/c transfer 0
<u>910a-3</u>	<u>910a-2</u>	<u>910a-1</u>	<u>910a-0</u>

← 18 →

LL transfer 3	LL transfer 2	LL transfer 1	LL transfer 0
<u>910b-3</u>	<u>910b-2</u>	<u>910b-1</u>	<u>910b-0</u>

← 2 →

FIG. 9

12/19




FIG. 10

13/19




FIG. 11

14/19

1200




FIG. 12

+

15/19

1300 ↘

Transfer	BITS 17:0
0	Lower Order Address Bits and Read/Write Command
1	Higher Order Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Stream ID, Size Bits, Cancel Command, Priority, etc.
3	

FIG. 13

+

16/19

1400  
↙

↓ Transfer	BITS 17:0
0	Lower Order Address Bits and Read/Write Command
1	Higher Order Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Size Bits, etc.
3	

FIG. 14

+

17/19

1500  
↙

$\downarrow$ Transfer	BITS 17:0
0	Lower Order Configuration Address Bits and Read/Write Command
1	Higher Order Configuration Address Bits and Early Read Indicator
2	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, etc.
3	

FIG. 15




Diagram illustrating the mapping of LL signals to Transfers 0:3. The mapping is as follows:

LL signals	Transfers 0:3
0	Info and Check Bits
1	Header, Tail, and Check Bits
2	Extended Mode Bits
3	

An arrow labeled 1600 points to Transfer 0:3.

FIG. 16




Diagram illustrating the mapping of LL signals to Transfers 0:3. The mapping is as follows:

LL signals	Transfers 0:3
0	Type and Check Bits
1	
2	Info and Check Bits
3	

An arrow labeled 1700 points to Transfer 0:3.

FIG. 17

+

19/19

1800 ↗

LL signals	Transfers 0:3
0	Tag, Control, and Check Bits
1	
2	
3	Tag, Info, and Check Bits

FIG. 18

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

1900 ↗

FIG. 19

2000 ↗

LL signal

FIG. 20

+